#ifndef _SCC_8530_H_
#define _SCC_8530_H_
#define SCC_CHANNEL_A 1
#define SCC_CHANNEL_B 0
#define SCC_MODEM SCC_CHANNEL_A
#define SCC_PRINTER SCC_CHANNEL_B
#define SCC_DATA_OFFSET 4
typedef unsigned char *scc_regmap_t;
extern void powermac_scc_set_datum(scc_regmap_t regs, unsigned int offset, unsigned char value);
extern unsigned char powermac_scc_get_datum(scc_regmap_t regs, unsigned int offset);
#define scc_set_datum(regs, d, v) powermac_scc_set_datum(regs, (d), (v))
#define scc_get_datum(regs, d,v) (v) = powermac_scc_get_datum(regs, (d));
#define scc_init_reg(regs,chan) { \
char tmp; \
scc_get_datum(regs, ((chan)<<1),tmp); \
scc_get_datum(regs, ((chan)<<1),tmp); \
}
#define scc_read_reg(regs,chan,reg,val) { \
scc_set_datum(regs, ((chan)<<1),reg); \
scc_get_datum(regs, ((chan)<<1),val); \
}
#define scc_read_reg_zero(regs,chan,val) { \
scc_get_datum(regs, ((chan)<<1),val); \
}
#define scc_write_reg(regs,chan,reg,val) { \
scc_set_datum(regs, ((chan)<<1),reg); \
scc_set_datum(regs, ((chan)<<1),val); \
}
#define scc_write_reg_zero(regs,chan,val) { \
scc_set_datum(regs, ((chan)<<1),val); \
}
#define scc_read_data(regs,chan,val) { \
scc_get_datum(regs, ((chan)<<1)+SCC_DATA_OFFSET,val); \
}
#define scc_write_data(regs,chan,val) { \
scc_set_datum(regs, ((chan)<<1)+SCC_DATA_OFFSET,val); \
}
#define SCC_RR0 0
#define SCC_RR1 1
#define SCC_RR2 2
#define SCC_RR3 3
#define SCC_RR8 8
#define SCC_RR10 10
#define SCC_RR12 12
#define SCC_RR13 13
#define SCC_RR15 15
#define SCC_WR0 0
#define SCC_WR1 1
#define SCC_WR2 2
#define SCC_WR3 3
#define SCC_WR4 4
#define SCC_WR5 5
#define SCC_WR6 6
#define SCC_WR7 7
#define SCC_WR8 8
#define SCC_WR9 9
#define SCC_WR10 10
#define SCC_WR11 11
#define SCC_WR12 12
#define SCC_WR13 13
#define SCC_WR14 14
#define SCC_WR15 15
#define SCC_RR0_BREAK 0x80
#define SCC_RR0_ABORT 0x80
#define SCC_RR0_TX_UNDERRUN 0x40
#define SCC_RR0_CTS 0x20
#define SCC_RR0_SYNCH 0x10
#define SCC_RR0_DCD 0x08
#define SCC_RR0_TX_EMPTY 0x04
#define SCC_RR0_ZERO_COUNT 0x02
#define SCC_RR0_RX_AVAIL 0x01
#define SCC_RR1_EOF 0x80
#define SCC_RR1_CRC_ERR 0x40
#define SCC_RR1_FRAME_ERR 0x40
#define SCC_RR1_RX_OVERRUN 0x20
#define SCC_RR1_PARITY_ERR 0x10
#define SCC_RR1_RESIDUE0 0x08
#define SCC_RR1_RESIDUE1 0x04
#define SCC_RR1_RESIDUE2 0x02
#define SCC_RR1_ALL_SENT 0x01
#define SCC_RR2_STATUS(val) ((val)&0xe)
#define SCC_RR2_B_XMIT_DONE 0x0
#define SCC_RR2_B_EXT_STATUS 0x2
#define SCC_RR2_B_RECV_DONE 0x4
#define SCC_RR2_B_RECV_SPECIAL 0x6
#define SCC_RR2_A_XMIT_DONE 0x8
#define SCC_RR2_A_EXT_STATUS 0xa
#define SCC_RR2_A_RECV_DONE 0xc
#define SCC_RR2_A_RECV_SPECIAL 0xe
#define SCC_RR3_zero 0xc0
#define SCC_RR3_RX_IP_A 0x20
#define SCC_RR3_TX_IP_A 0x10
#define SCC_RR3_EXT_IP_A 0x08
#define SCC_RR3_RX_IP_B 0x04
#define SCC_RR3_TX_IP_B 0x02
#define SCC_RR3_EXT_IP_B 0x01
#define SCC_RECV_BUFFER SCC_RR8
#define SCC_RECV_FIFO_DEEP 3
#define SCC_RR10_1CLKS 0x80
#define SCC_RR10_2CLKS 0x40
#define SCC_RR10_zero 0x2d
#define SCC_RR10_LOOP_SND 0x10
#define SCC_RR10_ON_LOOP 0x02
#define scc_get_timing_base(scc,chan,val) { \
register char tmp; \
scc_read_reg(scc,chan,SCC_RR12,val);\
scc_read_reg(scc,chan,SCC_RR13,tmp);\
(val) = ((val)<<8)|(tmp&0xff);\
}
#define SCC_RR15_BREAK_IE 0x80
#define SCC_RR15_TX_UNDERRUN_IE 0x40
#define SCC_RR15_CTS_IE 0x20
#define SCC_RR15_SYNCH_IE 0x10
#define SCC_RR15_DCD_IE 0x08
#define SCC_RR15_zero 0x05
#define SCC_RR15_ZERO_COUNT_IE 0x02
#define SCC_RESET_TXURUN_LATCH 0xc0
#define SCC_RESET_TX_CRC 0x80
#define SCC_RESET_RX_CRC 0x40
#define SCC_RESET_HIGHEST_IUS 0x38
#define SCC_RESET_ERROR 0x30
#define SCC_RESET_TX_IP 0x28
#define SCC_IE_NEXT_CHAR 0x20
#define SCC_SEND_SDLC_ABORT 0x18
#define SCC_RESET_EXT_IP 0x10
#define SCC_WR1_DMA_ENABLE 0x80
#define SCC_WR1_DMA_MODE 0x40
#define SCC_WR1_DMA_RECV_DATA 0x20
#define SCC_WR1_RXI_SPECIAL_O 0x18
#define SCC_WR1_RXI_ALL_CHAR 0x10
#define SCC_WR1_RXI_FIRST_CHAR 0x08
#define SCC_WR1_RXI_DISABLE 0x00
#define SCC_WR1_PARITY_IE 0x04
#define SCC_WR1_TX_IE 0x02
#define SCC_WR1_EXT_IE 0x01
#define SCC_WR3_RX_8_BITS 0xc0
#define SCC_WR3_RX_6_BITS 0x80
#define SCC_WR3_RX_7_BITS 0x40
#define SCC_WR3_RX_5_BITS 0x00
#define SCC_WR3_AUTO_ENABLE 0x20
#define SCC_WR3_HUNT_MODE 0x10
#define SCC_WR3_RX_CRC_ENABLE 0x08
#define SCC_WR3_SDLC_SRCH 0x04
#define SCC_WR3_INHIBIT_SYNCH 0x02
#define SCC_WR3_RX_ENABLE 0x01
#define SCC_WR4_CLK_x64 0xc0
#define SCC_WR4_CLK_x32 0x80
#define SCC_WR4_CLK_x16 0x40
#define SCC_WR4_CLK_x1 0x00
#define SCC_WR4_EXT_SYNCH_MODE 0x30
#define SCC_WR4_SDLC_MODE 0x20
#define SCC_WR4_16BIT_SYNCH 0x10
#define SCC_WR4_8BIT_SYNCH 0x00
#define SCC_WR4_2_STOP 0x0c
#define SCC_WR4_1_5_STOP 0x08
#define SCC_WR4_1_STOP 0x04
#define SCC_WR4_SYNCH_MODE 0x00
#define SCC_WR4_EVEN_PARITY 0x02
#define SCC_WR4_PARITY_ENABLE 0x01
#define SCC_WR5_DTR 0x80
#define SCC_WR5_TX_8_BITS 0x60
#define SCC_WR5_TX_6_BITS 0x40
#define SCC_WR5_TX_7_BITS 0x20
#define SCC_WR5_TX_5_BITS 0x00
#define SCC_WR5_SEND_BREAK 0x10
#define SCC_WR5_TX_ENABLE 0x08
#define SCC_WR5_CRC_16 0x04
#define SCC_WR5_SDLC 0x00
#define SCC_WR5_RTS 0x02
#define SCC_WR5_TX_CRC_ENABLE 0x01
#define SCC_WR6_BISYNCH_12 0x0f
#define SCC_WR6_SDLC_RANGE_MASK 0x0f
#define SCC_WR7_SDLC_FLAG 0x7e
#define SCC_WR7P_RX_FIFO 0x08
#define SCC_XMT_BUFFER SCC_WR8
#define SCC_WR9_HW_RESET 0xc0
#define SCC_WR9_RESET_CHA_A 0x80
#define SCC_WR9_RESET_CHA_B 0x40
#define SCC_WR9_NON_VECTORED 0x20
#define SCC_WR9_STATUS_HIGH 0x10
#define SCC_WR9_MASTER_IE 0x08
#define SCC_WR9_DLC 0x04
#define SCC_WR9_NV 0x02
#define SCC_WR9_VIS 0x01
#define SCC_WR10_CRC_PRESET 0x80
#define SCC_WR10_FM0 0x60
#define SCC_WR10_FM1 0x40
#define SCC_WR10_NRZI 0x20
#define SCC_WR10_NRZ 0x00
#define SCC_WR10_ACTIVE_ON_POLL 0x10
#define SCC_WR10_MARK_IDLE 0x08
#define SCC_WR10_ABORT_ON_URUN 0x04
#define SCC_WR10_LOOP_MODE 0x02
#define SCC_WR10_6BIT_SYNCH 0x01
#define SCC_WR10_8BIT_SYNCH 0x00
#define SCC_WR11_RTxC_XTAL 0x80
#define SCC_WR11_RCLK_DPLL 0x60
#define SCC_WR11_RCLK_BAUDR 0x40
#define SCC_WR11_RCLK_TRc_PIN 0x20
#define SCC_WR11_RCLK_RTc_PIN 0x00
#define SCC_WR11_XTLK_DPLL 0x18
#define SCC_WR11_XTLK_BAUDR 0x10
#define SCC_WR11_XTLK_TRc_PIN 0x08
#define SCC_WR11_XTLK_RTc_PIN 0x00
#define SCC_WR11_TRc_OUT 0x04
#define SCC_WR11_TRcOUT_DPLL 0x03
#define SCC_WR11_TRcOUT_BAUDR 0x02
#define SCC_WR11_TRcOUT_XMTCLK 0x01
#define SCC_WR11_TRcOUT_XTAL 0x00
#define scc_set_timing_base(scc,chan,val) { \
scc_write_reg(scc,chan,SCC_RR12,val);\
scc_write_reg(scc,chan,SCC_RR13,(val)>>8);\
}
#define SCC_WR14_NRZI_MODE 0xe0
#define SCC_WR14_FM_MODE 0xc0
#define SCC_WR14_RTc_SOURCE 0xa0
#define SCC_WR14_BAUDR_SOURCE 0x80
#define SCC_WR14_DISABLE_DPLL 0x60
#define SCC_WR14_RESET_CLKMISS 0x40
#define SCC_WR14_SEARCH_MODE 0x20
#define SCC_WR14_LOCAL_LOOPB 0x10
#define SCC_WR14_AUTO_ECHO 0x08
#define SCC_WR14_DTR_REQUEST 0x04
#define SCC_WR14_BAUDR_SRC 0x02
#define SCC_WR14_BAUDR_ENABLE 0x01
#define SCC_WR15_BREAK_IE 0x80
#define SCC_WR15_TX_UNDERRUN_IE 0x40
#define SCC_WR15_CTS_IE 0x20
#define SCC_WR15_SYNCHUNT_IE 0x10
#define SCC_WR15_DCD_IE 0x08
#define SCC_WR15_zero 0x05
#define SCC_WR15_ZERO_COUNT_IE 0x02
#define SCC_WR15_ENABLE_ESCC 0x01
#define NSCC_LINE 2
#define SCC_FLAGS_DMA_PAUSED 0x00001
#define SCC_FLAGS_DMA_TX_BUSY 0x00002
struct scc_softreg {
unsigned char wr1;
unsigned char wr4;
unsigned char wr5;
unsigned char wr14;
unsigned long speed;
unsigned long flags;
unsigned long dma_flags;
};
struct scc_softc {
scc_regmap_t regs;
struct scc_dma_ops *dma_ops;
struct scc_softreg softr[NSCC_LINE];
int flags;
int modem[NSCC_LINE];
int dcd_timer[NSCC_LINE];
int dma_initted;
char polling_mode;
char probed_once;
boolean_t full_modem;
};
#define DCD_TIMEOUT 4
typedef struct scc_softc *scc_softc_t;
extern struct scc_softc scc_softc[];
#endif