#ifndef LLVM_LIB_TARGET_R600_SIREGISTERINFO_H
#define LLVM_LIB_TARGET_R600_SIREGISTERINFO_H
#include "AMDGPURegisterInfo.h"
namespace llvm {
struct SIRegisterInfo : public AMDGPURegisterInfo {
SIRegisterInfo(const AMDGPUSubtarget &st);
BitVector getReservedRegs(const MachineFunction &MF) const override;
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
MachineFunction &MF) const override;
bool requiresRegisterScavenging(const MachineFunction &Fn) const override;
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
unsigned FIOperandNum,
RegScavenger *RS) const override;
const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override;
unsigned getHWRegIndex(unsigned Reg) const override;
const TargetRegisterClass *getPhysRegClass(unsigned Reg) const;
bool isSGPRClass(const TargetRegisterClass *RC) const;
bool hasVGPRs(const TargetRegisterClass *RC) const;
const TargetRegisterClass *getEquivalentVGPRClass(
const TargetRegisterClass *SRC) const;
const TargetRegisterClass *getSubRegClass(const TargetRegisterClass *RC,
unsigned SubIdx) const;
unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC,
unsigned Channel) const;
bool regClassCanUseImmediate(int RCID) const;
bool regClassCanUseImmediate(const TargetRegisterClass *RC) const;
enum PreloadedValue {
TGID_X,
TGID_Y,
TGID_Z,
SCRATCH_WAVE_OFFSET,
SCRATCH_PTR
};
unsigned getPreloadedValue(const MachineFunction &MF,
enum PreloadedValue Value) const;
};
}
#endif